A real-time FPGA-based implementation of a high-performance MIMO-OFDM mobile WiMAX transmitter by Font Bach, Oriol et al.
A Real-Time FPGA-based Implementation of a
High-Performance MIMO-OFDM Mobile
WiMAX Transmitter ?
Oriol Font-Bach1, Nikolaos Bartzoudis1, Antonio Pascual-Iserte1,2, and David
Lo´pez Bueno1
1 Centre Tecnolo`gic de Telecomunicacions de Catalunya (CTTC), Parc Mediterrani
de la Tecnologia (PMT), Av. Carl Friedrich Gauss 7, 08860 Castelldefels, Barcelona,
Spain
2 Department of Signal Theory and Communications, Universitat Polite`cnica de
Catalunya (UPC), Campus Nord, Jordi Girona 1-3, 08034 Barcelona, Spain
{ofont,nbartzoudis,dlopez}@cttc.cat - antonio.pascual@upc.edu
Abstract. The Multiple Input Multiple Output (MIMO)-Orthogonal
Frequency Division Multiplexing (OFDM) is considered a key technology
in modern wireless-access communication systems. The IEEE 802.16e
standard, also denoted as mobile WiMAX, utilizes the MIMO-OFDM
technology and it was one of the first initiatives towards the roadmap of
fourth generation systems. This paper presents the PHY-layer design, im-
plementation and validation of a high-performance real-time 2x2 MIMO
mobile WiMAX transmitter that accounts for low-level deployment is-
sues and signal impairments. The focus is mainly laid on the impact of
the selected high bandwidth, which scales the implementation complex-
ity of the baseband signal processing algorithms. The latter also requires
an advanced pipelined memory architecture to timely address the data-
path operations that involve high memory utilization. We present in this
paper a first evaluation of the extracted results that demonstrate the
performance of the system using a 2x2 MIMO channel emulation.
Key words: MIMO, testbeds, IEEE 802.16e, real-time systems, space-
time coding, FPGAs, DSP
1 Introduction
The most innovating PHYsical layer (PHY) algorithms for Multiple Input Mul-
tiple Output (MIMO) systems supporting Orthogonal Frequency-Division Mul-
tiplexing (OFDM) are usually deployed using testbeds that operate in off-line
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mode. The PHY layer algorithms of such experimental MIMO testbeds are com-
monly designed with the help of system-modelling tools such as Matlab, whereas
the rest of the testbed comprises Commercial-Off-The-Shelf (COTS) equipment
that are responsible for the Radio Frequency (RF) signal up and down conver-
sion and the signal synthesis and acquisition (i.e., Digital to Analog Conversion,
DAC, and Analog to Digital Conversion, ADC). Although this implementation
approach enables the rapid prototyping, it is lacking an insight to the implemen-
tation complexity and limitations that characterize the deployment of a real-time
MIMO-OFDM system. Moreover, the focus of the oﬄine baseband implementa-
tions is limited to the analysis of static testing scenarios (i.e., real-time system
adaptivity is not feasible), which is commonly constrained to processing short
data frames. Hence, oﬄine MIMO testbeds are not suitable for the implemen-
tation of high capacity systems whose response has to be adapted according to
dynamically changeable parameters or features. This consequently renders the
MIMO testbeds that operate in oﬄine mode unsuitable for exploring systems
employing Adaptive Modulation and Coding (AMC) or closed-loop communi-
cation schemes. On the other hand, real-time testbeds allow the validation and
analysis of such systems in realistic environments accounting for both hardware
limitations and software or low-level programming constraints. The massive par-
allelism required for the baseband signal processing in real-time MIMO-OFDM
testbeds, makes the Field Programmable Gate Array (FPGA) devices an appro-
priate candidate for implementing such systems.
This paper presents the PHY-layer design, implementation and validation of
a high performance real-time MIMO-OFDM transmitter that was deployed using
FPGA technology (based on the IEEE 802.16e-2005[1] standard). The transmit-
ter is able to host two transmit antennas, features a 20 MHz bandwidth and uses
matrix A encoding based on Alamouti’s Space-Time Block Code (STBC)[2] on
a per carrier basis. The PHY-layer algorithms of the transmitter were modelled
in Matlab, designed in VHDL and implemented using a real-time FPGA plat-
form. The GEDOMIS R© (GEneric hardware DemOnstrator for MIMO Systems)
testbed has facilitated the functional validation of the transmitter under realistic
operating conditions. GEDOMIS R© is a multi-antenna wireless communication
testbed that enables the prototyping and evaluation of MIMO PHY algorithms.
In the past, it has been used for the PHY-layer implementation of a real-time
MIMO-OFDM mobile WiMAX receiver [3]. The transmitter in that case was
emulated by using two Vector Signal Generators (VSG; containing an arbitrary
waveform generator), each one of which was loaded with a Matlab-based vector
file. These files are the output of a Matlab model that emulates the baseband
algorithms of the MIMO-OFDM mobile WiMAX transmitter.
The principal issue that this paper aims to address is the absence in the lit-
erature of high bandwidth real-time implementations of MIMO-OFDM mobile
WiMAX systems that account for low-level implementation issues and signal im-
pairments. Thus, the work presented herein underlines the complexity of such an
undertaking in the design, verification and debugging stages. At the same time,
our work offers an insight into the critical design issues that should be accounted
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in similar real-time FPGA-based deployments. Particular focus is given on the
impact of the selected high bandwidth in the implementation of the baseband
signal processing algorithms in terms of memory utilization and the interfacing
of the baseband processing components with the DACs. In fact, the 20 MHz
channel bandwidth is one of the key changes that is introduced in the WiMAX 2
standard (IEEE 802.16m), to provide compliance with the prerequisites of fourth
generation (4G) wireless communication systems.
2 Related work
A great number of MIMO testbeds that were encountered in the literature are
exclusively assembled by COTS equipment [4, 5, 6]. Nevertheless, these otherwise
excellent development and testing environments do not allow the in-depth eval-
uation of the PHY-layer algorithms. This is due to the fact that their baseband
part is a black box that cannot be modified or extended, limiting by this way
their overall scope (i.e., conducting measurement campaigns and performance
benchmarking). The PHY-layer implementation of our MIMO-OFDM mobile
WiMAX transmitter can be easily expanded to include future WiMAX features
or apply experimental PHY-layer concepts.
In the case of MIMO testbeds having custom PHY-layer implementations, it
is important to make a distinction between the baseband signal processing de-
ployments that operate in real-time and those that feature off-line functionality.
The latter are software-based (e.g., Matlab) baseband implementations [7, 8, 9]
which, as already mentioned before, are not suitable for validating certain test-
ing scenarios that require adaptive signal processing. Also, the assessment of
their deployment feasibility is impaired by the absence of real-world baseband
signal processing implementation. On the other side, our MIMO-OFDM mo-
bile WiMAX transmitter goes beyond the modelling of PHY-layer algorithms
in Matlab; that is for, apart from the challenging task of mapping the algo-
rithms to custom VHDL code, the system-deployment included the board-level
code integration (e.g., interpolation filters, DAC ICs programming) and the real-
time debugging under realistic laboratory conditions. The latter implied the use
of heterogeneous equipment with critical system integration features such as a
MIMO-enabled channel emulator.
Various authors have presented papers regarding real-time PHY-layer imple-
mentations of WLAN and LTE MIMO tranmsitters [15, 16, 17, 18]. However,
we have encountered relative few mobile WiMAX-related PHY-layer implemen-
tations available in the literature. In most of the cases the work described in
such papers mainly focuses on partial FPGA implementations of specific mobile
WiMAX PHY-layer algorithms, that either lack real-time operation or do not
evaluate mobile MIMO channels (i.e., absence of either field testing results or lab-
oratory results using a channel emulator). In [10] a low bandwidth FPGA-based
2x2 MIMO fixed WiMAX testbed is used to carry out a channel measurement
campaign in order to analyse its capacity. The authors in [11] implemented in a
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FPGA a 2x2 MIMO Fixed Sphere Decoder (FSD), while the rest of the PHY-
layer was developed in a Matlab model, allowing by this way rapid co-simulations
with different FFT sizes. Another FPGA-based implementation of a sphere de-
tector and a channel matrix pre-processor for a 4x4 MIMO system is presented in
[12]. In [13] a 2x2 MIMO system with 10 MHz bandwidth is implemented using
a cell processor, with the aim to provide a single chip baseband implementation
of the IEEE 802.16e OFDMA PHY for a base station transceiver. This system
cannot be accurately validated, since it is not accounting for an appropriately
applied channel model. Finally, a 2x2 MIMO system targeting a FPGA imple-
mentation is presented in [14]. The performance of the baseband transceiver
implementation cannot be assessed in the absence of important system charac-
teristics since it mainly presents partial simulation or emulation results.
3 Design of the real-time transmitter
3.1 System features
The IEEE 802.16e-2005 standard specifies a system for combined fixed and mo-
bile broadband wireless access. The specified PHY supports scalable OFDMA ar-
chitectures, AMC, various subchannelization permutation techniques andMIMO-
aided transmit/receive diversity. However, our system is only adopting a fixed
subset of this flexible configuration. In short, the main system parameters are
as follows: 2 transmit and 2 receive antennas, RF frequency at 2.595 GHz, In-
termediate Frequency (IF) at 67.2 MHz, fixed channel bandwidth of 20 MHz
and QPSK modulation. It has to be noted that although this paper presents a
MIMO-OFDM mobile WiMAX transmitter that supports only the Partial Usage
of Subchannels (PUSC) permutation scheme, the AMC permutation scheme has
also been implemented and validated for an equivalent SISO system, but it is not
presented herein. It is also useful to mention that channel coding has not been
included in our system. The WiMAX signal comprises various frames, which en-
capsulate user data, separated by equivalent silence periods. The OFDM frame
used in our testbed is composed of a single burst with a fixed predefined format
(i.e., the FCH and DL-MAP are not used).
3.2 Design, implementation and validation methodology
The challenging inter-operability issues related to setting-up, calibrating and
configuring a high-capacity real-time MIMO testbed require an efficient design,
implementation and system-validation strategy. Hence, we present in this section
a development-flow that was iteratively improved during the deployment of the
present system.
The first vital step was to define the specifications of the transmitted sig-
nal and the respective channel models. After the completion of this stage, the
initial selection of the MIMO signal processing algorithms was conducted, to-
gether with the definition of the basic system architecture. Another important
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Fig. 1: Proposed development flow for a real-time MIMO testbed.
step involved the estimation of the computational complexity of the PHY-layer
algorithms (i.e., having as a reference the target FPGA device). The result of
this estimation was used to re-adjust the scalability of certain system features.
A: Emulated transmitter (high-level system modelling)
This first evaluation stage was significant because it allowed us to start
developing a precise Matlab model of the system, where the fixed-point logic
was emulated by applying specific quantizations. This model was a vehicle to
rapidly verify the behaviour of the designed architecture. The selected algo-
rithms were optimized according to their estimated computational complexity.
The GEDOMIS R© testbed facilitated the rapid validation of the Matlab model.
In more detail, the output of the baseband Matlab model of the MIMO-OFDM
mobile WiMAX transmitter was stored in two files and uploaded in two VSGs,
appropriately configured for MIMO signal transmission. The VSGs were then
used to play back in real-time the MIMO signal and up-convert it to the desired
RF frequency (i.e., 2.595 GHz). Next, the MIMO signal was fed to the channel
emulator and finally it was demodulated using a multichannel oscilloscope that
is remotely accessed by a certified mobile WiMAX software package (i.e., Agilent
VSA with the IEEE 802.16e-2005 option). After validating the conformance with
the mobile WiMAX standard, the receiver’s data acquisition board was used to
capture again the received signal (i.e., higher ADC resolution compared to the
oscilloscope data-captures).
B: Real-time FPGA-based MIMO-OFDM signal transmission
Once the Matlab model satisfied the defined set of system requirements, every
processing block of this model was mapped to RTL code (i.e., VHDL model).
A very important stage of the design-validation flow was the Matlab/VHDL
co-simulation. The latter offers a reliable comparison method that proves the
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Fig. 2: Demodulation of the MIMO signal transmitted by CTTC’s real-time
FPGA-based MIMO-OFDM mobile WiMAX transmitter, using Agilent’s VSA
signal analysis software.
functional and behavioural validity of the RTL-model and provides an assessment
of the fixed-point implementation’s precision.
The following stage included the implementation of the VHDL design tar-
geting a specific FPGA-based processing platform. This implied the interfacing
of the MIMO-OFDM mobile WiMAX transmitter with various on-board pro-
cessing components using VHDL code (e.g., DACs, SDRAMs). Once the FPGA
binary executable was produced, we were able to test the MIMO-OFDM mo-
bile WiMAX transmitter using the entire equipment set-up of the GEDOMIS R©
testbed. A similar mobile WiMAX standard conformity test was conducted fol-
lowing the steps described before. However, this time the Matlab model was
replaced by the real-time FPGA-based implementation of the equivalent base-
band algorithms (a snap-shot of the demodulated signal is seen in figure 2). It
has to be underlined that the same MIMO-OFDM mobile WiMAX signal gener-
ated by our FPGA-based transmitter, it was demodulated using the respective
receiver, which we have developed previously [3] (figure 9 shows the demodulated
data in a QPSK constellation). The real-world FPGA-based implementation of
the MIMO-OFDM mobile WiMAX transmitter was debugged on the fly through
vendor-specific tools and traces were captured to provide the final refinement of
the system model.
C: Performance analysis
A final step of the presented design flow included the performance validation
of the transmitter. Large buffers at the receiver side were used to capture data.
This facilitated a detailed off-line analysis and characterization of the system
performance. The extracted real-world performance metrics can be compared to
the ones achieved by the Matlab/VHDL co-simulations, providing a quantifica-
tion of the losses introduced by the hardware and by the RTL-implementation.
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Fig. 3: General architecture of the real-time mobile WiMAX MIMO transmitter.
3.3 General architecture of the transmitter
The general architecture of the system is depicted in figure 3. The first processing
block of the real-time mobile WiMAX MIMO transmitter is a PseudoRandom
Binary Sequence (PRBS) generator (i.e., based on the ITU-T PN15 specification
[19]). Since our OFDM-frame is constructed by 46 data-symbols (using the PUSC
scheme), each containing 2880 bits, the generated sequence will be composed of
132480 pseudo-random bits. The modulator then maps the generated sequence
into QPSK constellation points.
At this stage, it is important to distinguish the operations related to the
mobile WiMAX standard with those signal processing operations that are com-
monly encountered in MIMO-OFDM transmitters. The first type of signal pro-
cessing operations define OFDM symbols that make use of the PUSC scheme
according to the IEEE 802.16e standard:
– Subchannelization: the subchannels are created at the output of the modulator
by distributing the sequence of QPSK symbols in two consecutive OFDM
symbols in an interleaved fashion. This means that an adjacent group of 24
complex values is allocated in the first symbol and another one is allocated
in the second symbol; this process is recursively repeated until the whole
capacity of both symbols is filled up. The subchannelization process continues
with the next two symbols, until the whole OFDM frame is constructed. The
subchannelization process is shown in figure 4a.
– Permutation: logical structures of 12 adjacent subcarriers, named clusters, are
created by scrambling the outputs of the STBC processing component. Ad-
ditionally, the subchannels are grouped in 6 larger structures, namely Major
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(a) Allocation of QPSK symbols to
subcarriers and subchannels.
(b) Allocation of the data symbols for
transmit antenna 1 according to matrix
A (i.e., similar for transmit antenna 2).
Fig. 4: Mobile WiMAX standard-related operations applied on PUSC structured
OFDM symbols.
Groups (MG) that have to be taken into account during this permutation pro-
cess. The mobile WiMAX standard defines the following permutation formula
for the PUSC-structured OFDM symbols:
scr(k, s) = Nsch · nk + permbase[(s+ nk)modNsch], (1)
where scr is the index of the subcarrier within the OFDM symbol, nk =
(k + 13s)mod24, Nsubch is the number of subchannels within the MG (i.e., it
can be either 8 or 12, depending on the parity of the MG’s index), permbase
is a predefined subchannel permutation mask (i.e., defined for both lengths of
the MG), s is the subchannel index within the MG, and k is the subcarrier
index within the subchannel (i.e., up to 24).
– Clustering: the previously created clusters are permuted according to a prede-
fined renumbering sequence (i.e., interchanging of adjacent subcarrier groups).
– Pilot/DC/guard-band insertion: two pilot subcarriers are inserted to each clus-
ter in given positions that depend on the parity of the OFDM symbol’s index.
The DC is inserted in the position 1024 of each OFDM symbol. Finally, two
sets of null-carriers (with fixed-length) are inserted in the beginning and in
the end of each symbol of the OFDM frame.
– Weighting: an additional subcarrier-randomization is applied (i.e., some sub-
carriers will be inverted), using the PRBS generator specified by the WiMAX
standard, which applies a homogeneous distribution of the transmitted power.
The remaining of the signal processing operations at the transmitter are
commonly found in MIMO-OFDM implementations. These include the inverse
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FFT that transforms the frequency-domain signal to a time-domain signal, and
the Cyclic Prefix (CP) insertion, which complements each OFDM symbol in the
frame (i.e., a portion of each symbol is repeated in the end of each symbol).
A fundamental feature of the system is implemented in the STBC processing
component, which allocates the carriers for each transmit antenna according to
the matrix A configuration specified in the mobile WiMAX standard, as shown
in figure 4b. This matrix for the case of two antennas is given by:
A =
[
SN −S
∗
N+1
SN+1 S
∗
N
]
, (2)
where S1, S2, ..., S66240 is the single stream of complex symbols at the output of
the subchannelization block; the columns represent consecutive OFDM symbols
(i.e., time) and the rows represent the transmit antennas (i.e., spatial streams).
After the insertion of the CP, several OFDM symbols must be stored in a
large First In First Out (FIFO) memory in order to provide an uninterrupted
flow of data to the DAC device. Although it is not shown in figure 3, dedicated-
logic has been designed to control the synchronous communication between the
different processing components. In other words, this logic is responsible for
counting the length of each inter-frame silence period (during which null-carriers
will be transmitted) and trigger the FIFO to provide the stored symbols in a
strict timing manner. An additional OFDM symbol (i.e., preamble) must be
inserted to facilitate the synchronization process at the receiver. The preamble
is calculated off-line, stored in a RAM memory and read just before the first
FIFO outputs are available.
3.4 Intelligent memory system
The real-time implementation of the MIMO-OFDM mobile WiMAX transmitter
requires a new bit to be generated at each clock cycle (i.e., a new QPSK symbol
is generated each two clock cycles). At the same time, both the generic MIMO-
OFDM processing stages and the operations related to the WiMAX standard are
applied to the generated symbols. The implementation complexity of all these
signal processing operations (e.g., symbols need to be permuted, inverted and
grouped in logical structures) and the high bandwidth that was selected (i.e.,
20 MHz, which corresponds to an FFT size of 2048 points), imposed a pipelined
memory-structure with high throughput. The latter involved the storage of large
data-sets in numerous intermediate stages that require low-latency interfacing.
This was achieved by designing a generic memory structure for each intermediate
stage in the processing chain, comprising an advanced memory controller and
an adaptive memory block as shown in figure 5.
The operation of the transmitter involves the storing of large sequences of
complex values that comprise two 16-bit words (i.e., real and imaginary parts -
in-phase and quadrature, I&Q, components). The length of this sequence varies
according to the operations applied in each processing stage (i.e., additional sub-
carriers are inserted in various stages of the baseband processing chain). There-
fore, the first step towards the design of a generic memory structure was the
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Fig. 5: Generic memory structure for each signal processing stage.
implementation of adaptive memory blocks. These include a mechanism that en-
ables the adjustable instantiation and grouping of numerous FPGA RAM-block
primitives as a single memory entity, offering by this way a simplified interface for
seamless memory-access. Another important benefit of this mechanism is that it
allows the simultaneous read and write operations of the OFDM-symbols, min-
imizing the memory-access latency and optimizing the usage of the embedded
RAM blocks of the target FPGA device. The adaptive memory block includes
additional functionality that enables the concurrent execution of complementary
baseband operations with the storage and retrieval of the data sequences (fea-
turing minimal latency). This top-up functionality is triggered by the advanced
memory controllers using dedicated control signalling.
The operations related to the mobile WiMAX standard are basically de-
voted to reordering the data at each processing stage. The advanced memory
controllers are therefore abstracting away the complexity of the required access
to the embedded-memory elements. This is achieved by providing transparent
memory read and write operations that allow the processing elements of the
transmitter to continue performing data-manipulation operations. Moreover, the
synchronous control of the FPGA RAM blocks composing each adaptive memory
block is not introducing any impairment to the distinct processing stages. Thus,
the main function of the advanced memory controllers is to optimize the read and
write operations by implementing the required scrambling-operations with the
minimum possible latency. During the write operations the symbol-reordering is
applied with no latency by storing each incoming QPSK symbol in the indicated
position. The latter is calculated on-the-fly according to the description given
by the mobile WiMAX standard for the respective operation. For instance, the
value of the index received with each symbol’s complex value will be introduced
together with additional control indexes (that are automatically generated), to a
dedicated logic-component that implements the permutation formula. The result
of this operation indicates the position where the given complex value needs to be
stored (i.e., position within the OFDM symbol). Once a whole data stream (i.e.,
1440 QPSK symbols for a PUSC-structured OFDM symbol) has been stored, the
read operation will be triggered simultaneously with the next write operation.
It has to be noted that the read operations take into account the interrelations
between the different OFDM symbols in a frame (i.e., in the PUSC permutation
scheme, the pilot-tone distribution is applied in groups of two OFDM symbols).
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This in more detail means that the read operations are used to apply additional
functions to the QPSK symbol sequence, before reaching the following stage.
These functions include additional scrambling, zero latency subcarrier insertion
(i.e., pilots, DC, guard-band), subcarrier weighting, insertion of the CP after the
inverse FFT (i.e., allowing cyclic memory reading) and cyclic shift of the data-
symbols inserted in the FIFO (i.e., the DC carrier is to be found in position
0). As previously mentioned, additional dedicated logic, memory-initialization
values or predefined masks have been included within the adaptive memory
blocks, accommodating by this the latter functionality.
4 Implementation and integration
4.1 Testbed setup
A graphic-overview of the GEDOMIS R© testbed setup featuring a 2x2MIMO con-
figuration is shown in figure 6. The whole transceiver is implemented in a high-
end signal processing development platform equipped with Lyrtech’s DAC, ADC
and FPGA/DSP boards. The VHS-DAC board features 8 phase synchronous
channels with 14-bit DAC devices. The board also includes a Xilinx Virtex-4
FPGA device that hosts the complete PHY-layer of the real-time MIMO-OFDM
mobile WiMAX transmitter. Similarly, the VHS-ADC board, features 8 channels
with 14-bit ADC devices and a Xilinx Virtex-4 FPGA device that partially hosts
the PHY-layer implementation of our MIMO-OFDM mobile WiMAX receiver.
The signal acquisition board also includes a digitally controlled Programmable
Gain Amplifier (PGA) for each channel, facilitating by this the development of
automatic gain control algorithms. Finally, the SignalMaster Quad board has
four TSM320C6416 DSPs and two Xilinx Virtex-4 FPGAs. One of these FPGAs
is hosting the remaining signal processing blocks of the receiver.
The IF outputs generated by the DAC components of the MIMO-OFDM
mobile WiMAX transmitter are fed in two ESG4438C VSG instruments, which
up-convert the signal and provide the RF output centered at 2.595 GHz. The
Elektrobit Propsim C8 radio channel emulator, allows accurate multi-channel
emulation of custom or standardized models at the laboratory. This is feasible
by adding complex and time-varying effects of multipath and Doppler-shifts in
the digital domain (e.g., adjusting the tap amplitude, delay spread, operation
frequency and mobile speed). For the 2x2 MIMO scenario considered in this
paper, four uncorrelated multipath fading channels were created (with different
distribution seeds), using either the ITU Vehicular A or the ITU Pedestrian B
channel model [20]. The receiver’s RF front-end from Mercury Computer Sys-
tems (Echotek Series RF 3000 Tuners) comprises 1 Direct Digital Synthesizer
(DDS) and 4 receiver modules. This instrument features high spectral purity and
dynamic range and applies phase-coherent down-conversion of the RF signal to
the system’s IF frequency. Finally, two uncorrelated broadband RF noise gen-
erators provide extremely flat white noise at IF and facilitate the measurement
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Fig. 6: The GEDOMIS R© testbed setup.
campaign and the assessment of system’s performance under variable SNR con-
ditions (e.g., the two noise sources were calibrated and balanced for every 2dB
attenuation step).
4.2 Baseband and DAC circuitry integration
Once the baseband RTL design of the MIMO-OFDM mobile WiMAX transmit-
ter was verified (VHDL versus Matlab co-simulations), a detailed study was con-
ducted to provision its integration with the DAC circuitry of the target boards.
In order to produce the global synthesized IF (i.e., 67.2 MHz) and take the
maximum advantage of the filters contained in the DAC devices of Lyrtech’s
VHS-DAC board, an appropriate filter-interpolation strategy was selected. Hence,
considering that a total x16 interpolation is required for each of the two I&Q
data-streams of the transmitter, it was selected to apply a x2 interpolation in
the FPGA domain and a x8 interpolation in each dual DAC device.
In more detail, the I&Q 16-bit data at the output of the FIFOs shown in
figure 3 are fed to four separate filters (hosted in the FPGA device), which
apply an interpolation by two. The filters are clocked at 44.8 MHz (i.e., the
baseband clock is at 22.4 MHz). The use of two separate filters for the I&Q
data components of each antenna was made to avoid the multiplexing of data,
which requires a double clock rate from the one currently used at baseband (i.e.
increasing the input clock from 44.8 MHz to 89.6 MHz). This decision was made
after realizing that what was gained in terms of FPGA slice area (by using two
instead of four interpolation filters clocked at 89.6 MHz), was resulting in a
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Fig. 7: The magnitude and phase response of the x2-interpolation pre-DAC in-
terpolation filters used in the transmitter.
complicated place-and-route process, which is prone to timing errors (i.e., the
FPGA routing algorithms are stressed to the limits for achieving the desirable
clock rate). Manual placing of the implemented logic to the FPGA device area is
another design option that is equally complicated when considering large FPGA
design with numerous digital processing components.
Each dual DAC device, from the other side, is using 3 filters that are applying
a x8 interpolation, which results in a 358.4 MHz clock (i.e., x8 FMIX QMC
CMIX [21]). Taking into account the pass-bands of the different interpolation
filters within the DAC, the frequency response of the inverse-sinc filter, and the
frequency bands of the signals and their aliases, the coarse mixer was set to 89.6
MHz (equal to Fs/4, where Fs 358.4 MHz, i.e., the sampling frequency of the
DAC) and the fine mixer was set to -22.4 MHz. The registers corresponding to
the NCO frequency, the fine mixer gain and the coarse mixer mode-configuration
(i.e., cm mode(3:0) = 1000) were programmed through a C-based application.
The latter allows the read/write access of several internal registers of the DAC
5687 chips on-the-fly.
The choice of the interpolation filters was a significant design, implementa-
tion and system-integration decision, which in fact has to be carefully consid-
ered every time a designer of MIMO-OFDM transmitters intends to interface the
baseband design with a DAC device. The filter interpolation is an excessively
processing-consuming implementation for FPGA devices, having a very hard
to define trade-off between of FPGA resources utilization (embedded memory
blocks and DSP48s versus generic FPGA slices) and maximum achievable clock
rate. The heavily populated FPGA designs with multiple clock domains are
making the place-and-route process of the FPGA implementation-flow, a par-
ticularly hard task. Therefore, a key system-design objective is to migrate the
challenging implementation of the interpolating filters from the FPGA domain
to high performance versatile DAC devices. In our case for instance, it would
have been impossible to implement a higher order interpolation in the available
FPGA area (perhaps, this is feasible using the largest Xilinx Virtex-6 devices).
The filters were designed using the FDAtool of Matlab having a high rejection
response (i.e., 80 dB). This in turn implied a high number of filter coefficients,
which ultimately is translated to high computational cost. The filter coefficients
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Device utilization summary
Logic Utilization Used Available Utilization
Number of Slice Flip Flops 76,598 135,168 56%
Number of 4 input LUTs 69,189 135,168 51%
Logic Distribution
Number of occupied Slices 52,650 67,584 77%
Total Number of 4 input LUTs 80,466 135,168 59%
Number of FIFO16/RAMB16s 285 288 98%
Number of DSP48s 81 96 84%
Number of DCM ADVs 8 12 66%
Total equivalent gate count for design 20,565,470
Table 1: The main FPGA utilization metric corresponding to the PHY-layer
implementation of the real-time MIMO-OFDM mobile WiMAX transmitter.
are featuring a symmetric response (i.e., 76 coefficients) and the produced file
was used to configure the four respective Xilinx IP cores (i.e., Finite Impulse
Response (FIR) filter). Distributed arithmetic logic has been selected for imple-
menting the internal filter computational architecture, because the multiply and
accumulate filter implementation option is requiring a high number of embedded
FPGA RAM blocks (i.e., RAMB16s). This implementation decision was taken
considering the total number of RAMB16s, DPS48s and slices available in the
Virtex-4 LX160 device and the internal processing architecture of the MIMO-
OFDM mobile WiMAX transmitter. The latter has several intermediate stages
that require large data-set storage (i.e., high RAMB16s utilization). Finally, the
28-bit output of the I and Q filters had to be appropriately truncated to allow
the utilization of the full dynamic range of the baseband part of the transmitter.
This was achieved by running simulations of the whole MIMO mobile WiMAX
transmitter. The truncated 14 bits are then interfaced with the DAC device of
the Lyrtech board (the board firmware utilizes a 2 bit back-off margin).
4.3 FPGA resource utilization
The design of the transmitter has passed through numerous optimization stages
to improve the performance and minimize the FPGA resource utilization, when
targeting the Virtex-4 LX-160 device and using the Xilinx ISE 9.2 (i.e., manda-
tory software version for maintaining compatibility with the target board’s
firmware). The FPGA implementation was proved to be quite challenging since
the chosen arithmetic-logic implementation of the four interpolation filters re-
siding in the FPGA domain is making exclusive use of FPGA slices. Therefore,
a study of the appropriate synthesis, mapping and place-and-route options was
conducted trying to balance the implementation trade-offs, in terms of design
speed (e.g., meet timing requirements) and FPGA area utilization. The place-
and-route process resulted in significantly different FPGA implementation times,
since the ISE 9.2 software tool is applying radically different execution routines.
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Fig. 8: Resulting MIMO time-signal,
along with its spectrum (Agilent 80804B
Infiniium Oscilloscope).
Fig. 9: Visualization of the demodulated
data at the receiver side (Xilinx Chip-
scope Pro).
As it is seen in table 1 the MIMO-OFDM mobile WiMAX transmitter is
practically leaving very limited resources to the given Virtex-4 LX160 FPGA
device for future extensions of the design. This could be partially solved with
the migration of the whole design to the new Xilinx ISE 12 design suite. We
have conducted some preliminary tests which show a reasonable reduction of the
FPGA resource utilization. However, it has to be noted that the implementation
feasibility-analysis of this option is tightly coupled with an equivalent migration
to a new FPGA board (i.e., out of scope for this paper).
5 Experimental validation and results
The resulting data at the output of the PHY-layer of the mobile WiMAX receiver
is captured and visualized in real-time through vendor-specific tools and the
Chipscope Pro software from Xilinx, using two different hardware configurations.
In the first case, the emulated transmitter presented in [3] is used, while in the
second case it is used the real-time FPGA-based MIMO-OFDM mobile WiMAX
transmitter presented in this paper (see figures 8 and 9).
It is important to underline that the same VSGs are used to playback in
real-time the Matlab-generated MIMO mobile WiMAX signal (i.e., PHY-layer
emulation and baseband to RF signal up-conversion), and to up-convert to RF
the IF signal generated by the real-time FPGA-based MIMO-OFDM mobile
WiMAX transmitter. Therefore, the RF front-end performance is common for
both testing scenarios. In other words, the deviations that may be observed
when comparing the performance of both deployments have their origins in the
baseband signal processing implementation (e.g., fixed-point arithmetic opera-
tions). Other indicative factors that could also result in differences during the
result-comparison are the DAC features and the connector losses.
In order to analyse the performance of the system, the real-time channel
emulator was configured with two static MIMO channel models (i.e., no mobil-
ity is emulated). These random channel models have the tap and delay spread
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(a) ITU-T vehicular A-based (b) ITU-T pedestrian B-based
Fig. 10: System performance under static channel conditions: EVM-SNR curves.
(a) ITU-T vehicular A-based (b) ITU-T pedestrian B-based
Fig. 11: System performance under static channel conditions: BER-SNR curves.
characteristics, defined by the ITU Vehicular A and the ITU Pedestrian B spec-
ifications. The accuracy of the received constellation points is validated at the
receiver by calculating the Error Vector Magnitude (EVM), as shown in figure
10. Additional assessment of the system’s performance is provided by means of
the raw Bit Error Rate (BER) calculation (i.e., no channel coding was used),
as it can be seen in figure 11. Both performance metrics are calculated for a
set of suitable Signal-to-Noise Ratio (SNR) values that cover a wide range of
signal reception conditions (i.e., pre-defined white noise gain attenuation steps
are used to generate uncorrelated white noise signals, which are added to each
of the received signals). The real-time captures that have been performed are
covering several entire frames, allowing by this way an averaged (and thus more
robust) calculation of the presented metrics for each analysed scenario.
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Fig. 12: The MIMO-OFDM mobile WiMAX transmitter during a live demon-
stration (European Nanoelectronics Forum 2010).
As it may be observed in the related figures, the performance for both de-
ployments is quite similar. This not only proves the functional validity of the
FPGA development, but also demonstrates the high implementation precision
of the baseband signal processing algorithms. The minimal performance differ-
ences are due to the factors described next. First of all, the MIMO-OFDM mo-
bile WiMAX transmitter is only validated under static channel conditions; this
means that the performance comparison between the emulated transmitter and
its FPGA-based counterpart is only analysed for a specific channel frequency
response for each channel model, which could represent a different performance
condition among models at a given time (e.g., very low or very high attenuation).
This frequency response would vary over time in mobility testing scenarios. In
that case, the two system performance metrics are extracted by averaging nu-
merous measurements corresponding to different channel seeds. This important
testing scenario will be presented as a future work. Second, despite the fact that
we tried to re-produce the exact testing conditions in both scenarios (e.g., trans-
mitted power, noise levels), it is unavoidable that the hardware set-up features
certain differences (e.g., number of RF/IF cables, DAC features, intermediate
gain values) that influence the overall system’s performance.
A limited setup of the full MIMO-OFDM mobile WiMAX transceiver is
shown in figure 12. The real-time operation of the transmitter was demonstrated
with success during the European Nanoelectronics Forum 2010.
6 Conclusions and future work
This paper presented the design, implementation and validation of the PHY-
layer of a high-performance real-time MIMO mobile WiMAX transmitter fea-
turing the Alamouti’s STBC-based scheme. The system has been successfully
validated under realistic channel conditions in static scenarios. The performance
of the system has been analysed, by comparing the FPGA-based deployment
to an emulated version of the transmitter (i.e., ideal baseband implementation).
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The presented work covers the most relevant issues to be taken into account,
when confronting the complex task of designing, implementing and validating a
real-time MIMO-OFDM system. The authors’ contribution is mainly found in
building and validating a realistic MIMO system based on the mobile WiMAX
standard, having a high channel bandwidth of 20 MHz. These system specifi-
cations have scaled up the implementation complexity, but have offered at the
same time an added-value to the whole undertaking.
The modular design of the system will be extended to include more advanced
MIMO-OFDM schemes in the future. For instance, a real-time MIMO-OFDM
closed-loop scheme could enhance the scalability and MIMO configuration op-
tions of the entire testbed. This will be implemented by using a feedback channel
from the receiver to the transmitter. This real-time feedback link will contain
quantized information for the actual channel conditions, which will enable an
adaptive signal transmission. Finally, a broader analysis will be conducted in
the future, to cover the performance of the system under the presence of mobil-
ity at high-speeds (e.g., ITU-T vehicular A up to 120 Km/h).
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